***
dspLog
Signal Processing for Communication
Home
About
Articles
Contact Me
First order digital PLL for tracking constant phase offset
June 10, 2007 | Category:
Receiver synchronization
| Tags:
first order
,
frequency offset
,
phase
,
PLL
Subscribe to newsletter and download the free e-Book on probability of error in AWGN
Featured Articles
Linear to log conversion
Negative Frequency
Summary - feedback on [dspLog], July 2008
Using Toeplitz matrices in MATLAB
Signal to quantization noise in quantized sinusoidal
Tag
16-PSK
802.11a
Alamouti
AWGN
BER
BPSK
Capacity
CDF
channel
chi square
conference
CORDIC
Diversity
eye diagram
feedback
first order
frequency
frequency offset
FSK
Gray
IISc
interpolation
latex
life
MIMO
Nyquist
OFDM
orthogonal
PAM
PAPR
pdf
phase
PSK
pulse shaping
QAM
raised cosine
Rayleigh
rectangular
SIC
sigma delta
sinc
STBC
straight line
transmitter
ZF
Categories
Capacity
channel
Diversity
Error Rate
Filter
Miscellaneous
News
Off Topic
Radio
random variables
Receiver synchronization
Signal Processing Blocks
Transmit signal
Uncategorized
Archives
November 2008
October 2008
September 2008
August 2008
July 2008
June 2008
May 2008
April 2008
March 2008
February 2008
January 2008
December 2007
November 2007
October 2007
September 2007
August 2007
July 2007
June 2007
May 2007
April 2007
March 2007
February 2007
Translator
By N2H
Recent Posts
MIMO with ZF SIC and optimal ordering
Linear to log conversion
MIMO with Zero Forcing Successive Interference Cancellation equalizer
MIMO with MMSE equalizer
Happy Birthday - dspLog
Comments
MUTHUKRISHNAN on
Frequency offset estimation using 802.11a short preamble
Jarrod on
MIMO with Zero Forcing equalizer
MIMO with ZF SIC and optimal ordering
on
MIMO with Zero Forcing equalizer
Shefo666 on
MIMO with MMSE equalizer
Krishna Pillai
on
BPSK BER with OFDM modulation
DSP
ANALOG & DSP
Complex to Real
DSP DesignLine
DSP Guide
DSP Tutor
DSPRelated
Octave
Octave-Forge
The Digital Signal Processing Blog - Andres Kwasinski, Ph.D
This blog deals with digital signal processing
FPGA
FPGA Central
General
Amit Agarwal - Digital Inspiration
